

# 51C256H HIGH PERFORMANCE RIPPLEMODE™ 256K × 1 CHMOS DYNAMIC RAM


	51C256H-10†	51C256H-12	51C256H-15	51C256H-20
Maximum Access Time (ns)	100	120	150	200
Maximum Column Address Access Time (ns)	40	50	65	85
Ripplemode Cycle Time (ns)	50	60	75	95

- **Ripplemode™ Operation**
  - Continuous data rate up to 20 MHz
  - Random access within a row
  - Flow through column latch for pipelining
- **Low Operating Power — 50 mA**
- **Low Input/Output Capacitance**
- **Fast "Usable Speed"**
  - $t_{RC} = 170 \text{ ns}$
  - $t_{CAC} = 25 \text{ ns}$
  - $t_{RCD} = 30 \text{ ns min./75 ns max.}$
- **Fully TTL Compatible**
- **High Reliability Plastic — 16 Pin DIP, 18 Pin PLCC**



The Intel 51C256H is a high speed 262,144 × 1 dynamic Random Access Memory. Fabricated on Intel's CHMOS III-D technology, the 51C256H offers features not provided by an NMOS dynamic RAM: Ripplemode for high data bandwidth and fast usable speed. All inputs and outputs are TTL compatible and the input and output capacitances are significantly lowered to allow increased system performance.

Ripplemode operation allows random or sequential access of up to 512 bits within a row, with cycle times as fast as 50 ns. Because of static column circuitry, the CAS clock is no longer in the critical timing path. The flow through column latch allows address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the 51C256H ideally suited for cache based mainframe and mini computers, graphics, digital signal processing, and high performance microprocessor systems.

**LOGIC SYMBOL**



**PIN CONFIGURATION**



**PIN NAMES**

RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBE
WE	WRITE ENABLE
A <sub>0</sub> -A <sub>8</sub>	ADDRESS INPUTS
D <sub>IN</sub>	DATA INPUT
D <sub>OUT</sub>	DATA OUTPUT
V <sub>DD</sub>	POWER (+5V)
V <sub>SS</sub>	GROUND

† Available 1986

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

Copyright, Intel Corporation, 1985

**ABSOLUTE MAXIMUM RATINGS†**

†COMMENT

Ambient Temperature	
Under Bias	– 10°C to + 80°C
Storage Temperature	Plastic – 55°C to + 125°C
Voltage on Any Pin except DOUT	
Relative to V <sub>SS</sub>	– 1.0V to 7.5V
Voltage on D <sub>OUT</sub>	
Relative to V <sub>SS</sub>	– 1.0V to V <sub>DD</sub> + 1V
Data Out Current	50 mA
Power Dissipation	1.0W

Stresses above those listed under "Absolute Maximum Rating" may cause damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS<sup>1</sup>**

 T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted.

Symbol	Parameter	51C256H			Unit	Test Conditions	Notes
		Min.	Typ. <sup>2</sup>	Max.			
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current, Operating			80	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -10 specification	3, 4
				75	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -12 specification	
			48	60	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -15 specification	
			35	50	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -20 specification	
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current, TTL Standby		1	4	mA	RAS and CAS at V <sub>IH</sub> , all other inputs and output ≥ V <sub>SS</sub>	
I <sub>DD3</sub>	V <sub>DD</sub> Supply Current, RAS-Only Refresh			80	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -10 specification	4
				75	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -12 specification	
			45	60	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -15 specification	
			35	50	mA	t <sub>RC</sub> = t <sub>RC(min)</sub> , for -20 specification	
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current, Ripplemode			80	mA	t <sub>PC</sub> = t <sub>PC(min)</sub> , for -10 specification	3,4
				75	mA	t <sub>PC</sub> = t <sub>PC(min)</sub> , for -12 specification	
			22	60	mA	t <sub>PC</sub> = t <sub>PC(min)</sub> , for -15 specification	
			18	50	mA	t <sub>PC</sub> = t <sub>PC(min)</sub> , for -20 specification	
I <sub>DD5</sub>	V <sub>DD</sub> Supply Current, Standby, Output Enabled		3	6	mA	RAS at V <sub>IH</sub> , CAS at V <sub>IL</sub> , all other inputs and outputs ≥ V <sub>SS</sub>	3
I <sub>LI</sub>	Input Leakage Current (any pin)			10	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>	
I <sub>LO</sub>	Output Leakage Current for High Impedance State			10	μA	RAS and CAS at V <sub>IH</sub> , DOUT = V <sub>SS</sub> to V <sub>DD</sub>	
V <sub>IL</sub>	Input Low Voltage (all inputs)	– 0.3		0.8	V		5
V <sub>IH</sub>	Input High Voltage (all inputs)	2.4		V <sub>DD</sub> + 1	V		5
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2 mA	6
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = – 5 mA	6

**NOTES:**

- All voltages referenced to V<sub>SS</sub>.
- Typical values are at T<sub>A</sub> = 25°C and V<sub>DD</sub> = + 5V.
- I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD(max)</sub> is measured with the output open.
- I<sub>DD</sub> is dependent upon the number of address transitions while CAS is at V<sub>IH</sub>. Specified I<sub>DD(max)</sub> is measured with a maximum of two transitions per address input per random cycle, one transition per access cycle in Ripplemode.
- Specified V<sub>IL(min)</sub> is steady state operation. During transitions, V<sub>IL</sub> may undershoot to – 1.0 V for periods not to exceed 20 ns. All A.C. parameters are measured with V<sub>IL(min)</sub> ≥ V<sub>SS</sub> and V<sub>IH(max)</sub> ≤ V<sub>DD</sub>.
- Test conditions apply only for D.C. Characteristics. All A.C. parameters are measured with a load equivalent to two TTL loads and 50 pF.

**CAPACITANCE†**

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

Symbol	Parameter	Typ.	Max.	Unit
C <sub>IN1</sub>	Address D <sub>IN</sub>	4	5	pF
C <sub>IN2</sub>	RAS, CAS, WE	3	5	pF
C <sub>OUT</sub>	D <sub>OUT</sub>	4	6	pF

†NOTE:

Capacitance is measured at worst case voltage levels with a programmable Hewlett Packard capacitance meter.

**A.C. CHARACTERISTICS<sup>1,2,3</sup>**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted.

**Read, Write, Read-Modify-Write and Refresh Cycles**

No.	Symbol	Parameter	51C256H-10		51C256H-12		51C256H-15		51C256H-20		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
1	t <sub>RAS</sub>	RAS Pulse Width	100	75000	120	75000	150	75000	200	75000	ns	
2	t <sub>RC</sub>	Random Read or Write Cycle Time	170		200		245		315		ns	
3	t <sub>RP</sub>	RAS Precharge Time	60		70		85		105		ns	
4	t <sub>CSH</sub>	CAS Hold Time	100		120		150		200		ns	
5	t <sub>CAS</sub>	CAS Pulse Width	25	75000	30	75000	30	75000	35	75000	ns	
6	t <sub>WRP</sub>	Write Enable To RAS Precharge Time	10		10		10		10		ns	
7	t <sub>RWH</sub>	RAS To Write Enable Hold Time	15		15		20		25		ns	
8	t <sub>ASR</sub>	Row Address Setup Time	0		0		0		0		ns	
9	t <sub>RAH</sub>	Row Address Hold Time	20		20		20		25		ns	
10	t <sub>CP</sub>	CAS Precharge Time	10		10		10		10		ns	
11	t <sub>CRP</sub>	CAS To RAS Precharge Time	10		10		10		10		ns	
12	t <sub>RCD</sub>	RAS To CAS Delay	30	75	30	90	30	120	35	165	ns	4
13	t <sub>ASC</sub>	Column Address Setup Time	0		0		0		0		ns	
14	t <sub>CAH</sub>	Column Address Hold Time	15		20		20		25		ns	
15	t <sub>AR</sub>	Column Address Hold Time From RAS	50		60		65		70		ns	
	t <sub>REF</sub>	Time Between Refresh		4		4		4		4	ms	
	t <sub>T</sub>	Transition Time (Rise and Fall)	1	25	1	25	1	25	1	25	ns	5
16	t <sub>ON</sub>	Output Buffer Turn On Delay	0		0		0		0		ns	
17	t <sub>OFF</sub>	Output Buffer Turn Off Delay		20		25		25		30	ns	

**NOTES:**

- All voltages referenced to  $V_{SS}$ .
- An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms).
- A.C. Characteristics assume  $t_T = 5\text{ ns}$ . All A.C. parameters are measured with a load equivalent to two TTL loads and 50 pF,  $V_{IL(\text{min})} \geq V_{SS}$  and  $V_{IH(\text{max})} \leq V_{DD}$ .
- t<sub>RCD</sub> is specified for reference only. If t<sub>RCD</sub>  $\geq$  t<sub>RCD(max)</sub>, the t<sub>TRAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds t<sub>RCD(max)</sub>.
- t<sub>T</sub> is measured between  $V_{IH(\text{min})}$  and  $V_{IL(\text{max})}$ .

**A.C. CHARACTERISTICS (Continued)**  
**Read Cycle**

No.	Symbol	Parameter	51C256H-10		51C256H-12		51C256H-15		51C256H-20		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
18	t <sub>RAC</sub>	Access Time From $\overline{\text{RAS}}$		100		120		150		200	ns	6
19	t <sub>CAC</sub>	Access Time From CAS		25		30		30		35	ns	7,8
20	t <sub>CAA</sub>	Access Time From Column Address		40		50		65		85	ns	8
21	t <sub>RSH(R)</sub>	$\overline{\text{RAS}}$ Hold Time (Read Cycle)	10		10		10		10		ns	
22	t <sub>RCS</sub>	Read Command Setup Time	0		0		0		0		ns	
23	t <sub>CAR</sub>	Column Address To $\overline{\text{RAS}}$ Setup Time	40		50		65		85		ns	
24	t <sub>RCH</sub>	Read Command Hold Time Ref. To CAS	5		5		5		5		ns	9
25	t <sub>RRH</sub>	Read Command Hold Time Ref. To $\overline{\text{RAS}}$	10		10		10		10		ns	9

**Write Cycle**

No.	Symbol	Parameter	51C256H-10		51C256H-12		51C256H-15		51C256H-20		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
26	t <sub>RSH(W)</sub>	$\overline{\text{RAS}}$ Hold Time (Write Cycle)	25		30		30		35		ns	
27	t <sub>RWL</sub>	Write Command To $\overline{\text{RAS}}$ Lead Time	25		30		30		35		ns	
28	t <sub>CWL</sub>	Write Command To CAS Lead Time	25		30		30		35		ns	
29	t <sub>WP</sub>	Write Command Pulse Width	15		20		25		30		ns	
30	t <sub>WCS</sub>	Write Command Setup Time	0		0		0		0		ns	10
31	t <sub>WCH</sub>	Write Command Hold Time	20		25		30		35		ns	
32	t <sub>DS</sub>	Data-In Setup Time	0		0		0		0		ns	
33	t <sub>DH</sub>	Data-In Hold Time	20		25		25		30		ns	

**NOTES:**

6. Assumes that  $t_{RCD} \leq t_{RCD(max)}$ . If  $t_{RCD} > t_{RCD(max)}$ , then  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD(max)}$ .
7. Assumes  $t_{RCD} \geq t_{RCD(max)}$ .
8. If  $t_{ASC} < (t_{CAA(max)} - t_{CAC(max)} - t)$ , then access time is defined by  $t_{CAA}$  rather than by  $t_{CAC}$ .
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ , and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS(min)}$ , the cycle is a  $\overline{\text{CAS}}$  controlled write cycle (early write cycle) and the data out pin will remain in high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{RWD} \geq t_{RWD(min)}$  and  $t_{AWD} \geq t_{AWD(min)}$ , then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data out is indeterminate.

**A.C. CHARACTERISTICS (Continued)**
**Read-Modify-Write Cycle<sup>11</sup>**

No.	Symbol	Parameter	51C256H-10		51C256H-12		51C256H-15		51C256H-20		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
34	t <sub>RWC</sub>	Read-Modify-Write (RMW) Cycle Time	200		235		280		355		ns	
35	t <sub>RRW</sub>	RMW Cycle $\overline{\text{RAS}}$ Pulse Width	130	75000	155	75000	185	75000	240	75000	ns	
36	t <sub>CRW</sub>	RMW Cycle $\overline{\text{CAS}}$ Pulse Width	55	75000	65	75000	65	75000	75	75000	ns	
37	t <sub>RWD</sub>	$\overline{\text{RAS}}$ To $\overline{\text{WE}}$ Delay	100		120		150		200		ns	12
38	t <sub>CWD</sub>	$\overline{\text{CAS}}$ To $\overline{\text{WE}}$ Delay	25		30		30		35		ns	12
39	t <sub>AWD</sub>	Column Address To $\overline{\text{WE}}$ Delay	40		50		65		85		ns	12


**Ripplemode Cycle<sup>13</sup>**

No.	Symbol	Parameter	51C256H-10		51C256H-12		51C256H-15		51C256H-20		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
40	t <sub>CAP</sub>	Access Time From Column Precharge		45		55		70		90	ns	14
41	t <sub>PC</sub>	Ripplemode Read Or Write Cycle	50		60		75		95		ns	14
42	t <sub>PCM</sub>	Ripplemode RMW Cycle Time	80		95		110		135		ns	

**NOTES:**

11. The parameters shown in the Read-Modify-Write timing diagrams which are not listed in the table are previously specified.
12. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub>, the cycle is a  $\overline{\text{CAS}}$  controlled write cycle and the data out pin will remain in high impedance throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub> and t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data is indeterminate.
13. All previously specified A.C. Characteristics are applicable.
14. Access time is determined by the longer of t<sub>CAA</sub> or t<sub>CAC</sub> or t<sub>CAP</sub>.


**WAVEFORMS**  
**Read Cycle**



C 1960

- NOTES:**
- a.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
  - c.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
  - e. Either  $t_{CH}$  or  $t_{RCH}$  must be satisfied.
  - f.  $t_{off}$  is measured to  $t_{out} \approx |t_{OL}|$ .


**WAVEFORMS (Cont.)**  
**Write Cycle (CAS Controlled)<sup>e</sup>**



C1981

NOTES: a,b. V<sub>W</sub> (min) and V<sub>W</sub> (max) are reference levels for measuring timing of input signals.  
 c,d. V<sub>OH</sub> (min) and V<sub>OL</sub> (max) are reference levels for measuring timing of D<sub>OUT</sub>.  
 e. WE is low prior to or simultaneously with CAS low transition. CAS latches column address and data-in.

**WAVEFORMS (Cont.)  
Write Cycle (WE Controlled)<sup>1</sup>**




C1592

- NOTES:**
- a. b. V<sub>ih</sub> (min) and V<sub>il</sub> (max) are reference levels for measuring timing of input signals.
  - c. d. V<sub>oh</sub> (min) and V<sub>ol</sub> (max) are reference levels for measuring timing of D<sub>out</sub>.
  - e. t<sub>W</sub> is measured to t<sub>out s</sub> | t<sub>out l</sub>.
  - f. CAS is low prior to the WE low transition. CAS latches the column address while WE latches the data-in.




### WAVEFORMS (Cont.) Read/Modify/Write Cycle



C1893

NOTES: a.b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
c.d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .  
e.  $t_{DQ}$  is measured to  $t_{OUT} \leq 1.0V_{IH}$ .  
1.  $t_{DS}$  and  $t_{DH}$  are referenced to  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs last.


**WAVEFORMS (Cont.)**  
**RAS-Only Refresh Cycle**



C1894

**NOTES:** a, b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c, d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .


**WAVEFORMS (Cont.)  
Ripplemode Read Cycle**



C:1985

- NOTES:**
- a,b.  $V_{H, (min)}$  and  $V_{L, (max)}$  are reference levels for measuring timing of input signals.
  - c,d.  $V_{OH, (min)}$  and  $V_{OL, (max)}$  are reference levels for measuring timing of  $D_{out}$ .
  - e. Either  $t_{OL}$  or  $t_{OH}$  must be satisfied.
  - f.  $t_{OH}$  is measured to  $t_{out} \leq t_{OL}$ .


### WAVEFORMS (Cont.) Ripplemode Write Cycle (CAS Controlled)<sup>e</sup>



- NOTES: a.b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
c.d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .  
e.  $WE$  is low prior to or simultaneously with CAS low transition. CAS latches column addresses and data-in.


C1595

**WAVEFORMS (Cont.)  
Ripplemode Write Cycle (WE Controlled)<sup>f</sup>**




- NOTES:** a. b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c. d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .  
 e.  $t_{OFF}$  is measured to  $V_{OL} \leq |V_{OL}|$ .  
 f.  $CAS$  is low prior to the  $WE$  low transition.  $CAS$  latches the column address while  $WE$  latches the data-in.

**WAVEFORMS (Cont.)  
Ripplemode Read/Modify/Write Cycle<sup>1</sup>**



- NOTES:** a. b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c. d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .  
 e.  $t_{OZ}$  is measured to  $t_{OZ} \leq t_{L,0}$ .  
 1.  $CAS$  is low prior to  $WE$  low transition.  $CAS$  latches the column addresses while  $WE$  latches the data-in.


**WAVEFORMS (Cont.)  
Ripplemode Read/Write/Read/. . . Cycle (CAS Controlled)<sup>f</sup>**



C1580

- NOTES:** a.b.  $V_{H}$  (min) and  $V_{L}$  (max) are reference levels for measuring timing of input signals.  
 c.d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{out}$ .  
 e.  $t_{OH}$  is measured to  $t_{OH-s}$  ||  $t_{OL}$ .  
 f.  $\overline{WE}$  is low prior to or simultaneously with CAS low transition. CAS latches column addresses and data-in.  
 g. The cycle can be terminated either by a read or a write operation followed by a RAS high transition. See page 11 or 12 for timings.










**WAVEFORMS (Cont.)  
Ripplemode Read/Write/Read/. . . Cycle (WE Controlled)<sup>f</sup>**



C 1599



- NOTES:** a. b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
c. d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of Door.  
e.  $t_{OFF}$  is measured to  $|V_{OL}|$ .  
f. CAS is low prior to WE low transition. CAS latches the column addresses while WE latches data-in.  
g. The cycle can be terminated either by a read or a write operation followed by a RAS high transition. See page 11 or 13 for timings.






1687


Typical power supply waveforms versus time are shown for the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  timings of the Read/Write,  $\overline{\text{RAS}}$ -Only refresh and Ripplemode cycles.



### RAS-ONLY REFRESH



### RIPPLEMODE™



## FUNCTIONAL DESCRIPTION

The 51C256H is a CHMOS dynamic RAM optimized for high data bandwidth applications. The functionality is similar to a traditional dynamic RAM. The 51C256H reads and writes data by multiplexing an 18 bit address into a 9 bit row and a 9 bit column address. The row address is latched in by the Row Address Strobe ( $\overline{RAS}$ ). The column address, however, flows through the internal address buffer and is latched by the Column Address Strobe ( $\overline{CAS}$ ). Because access time is primarily dependent upon a valid column address, the delay time between  $\overline{RAS}$  and  $\overline{CAS}$  can be long without affecting the access time.

### Memory Cycle

The memory cycle is initiated by bringing  $\overline{RAS}$  low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum  $t_{RAS}$  timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle cannot be initiated until the minimum precharge time,  $t_{RP}$  and  $t_{CP}$ , has elapsed.

### Read Cycle

A read cycle is performed by maintaining the Write Enable ( $\overline{WE}$ ) signal high during the  $\overline{RAS}/\overline{CAS}$  operation. The column address must be held for a minimum time specified by  $t_{AR}$ . Data out becomes valid only when  $t_{RAC}$ ,  $t_{CAA}$ , and  $t_{CAC}$  are all satisfied. Consequently, the access time is dependent upon the timing relationship among  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$ . For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$  and  $t_{CAC}$  are both satisfied.

### Write Cycle

A write cycle is performed by taking  $\overline{WE}$  and  $\overline{CAS}$  low during a  $\overline{RAS}$  operation. The column address is latched in by  $\overline{CAS}$ . The write cycle can be  $\overline{WE}$  controlled or  $\overline{CAS}$  controlled depending upon the later of  $\overline{WE}$  or  $\overline{CAS}$  low transition. Consequently, the input data must be valid at or before the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. In a  $\overline{CAS}$  controlled write cycle (the leading edge of  $\overline{WE}$  occurs prior to or coincident with the  $\overline{CAS}$  low transition) the output ( $D_{OUT}$ ) pin will be in the high impedance state at the beginning of the write function. Terminating the write action with  $\overline{CAS}$  will maintain the output in the high impedance state; terminating with  $\overline{WE}$  allows the output to go active.

The 51C256H incorporates a self-timed write feature which simplifies the system interface. The write function is internally timed on a write command

which allows for a fast write pulse width and a fast write precharge time, thus eliminating the need for critical placement of transitions during the write cycle.

### Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_0$  through  $A_7$ ) with  $\overline{RAS}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only cycle will perform refresh.

### Ripplemode™ Operation

Ripplemode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining  $\overline{RAS}$  low while successive  $\overline{CAS}$  cycles are performed, retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent or flow-through latch while  $\overline{CAS}$  is high. Access begins from the valid column address rather than from  $\overline{CAS}$ , eliminating  $t_{ASC}$  and  $t_r$  from the critical timing path.  $\overline{CAS}$  latches the addresses into the column address buffer and acts as an output enable.

During this operation read, write, read-modify-write, or read-write-read cycles are possible at random or sequential addresses within a row. Following the entry cycle into Ripplemode operation, access time is  $t_{CAA}$  or  $t_{CAP}$  dependent. If the column address is valid prior to or coincident with the rising edge of  $\overline{CAS}$ , then the access time is determined by the rising edge of  $\overline{CAS}$  specified by  $t_{CAP}$  as shown in Figure 1. If the column address is valid after the rising edge of  $\overline{CAS}$ , then the access time is determined by the valid column address specified by  $t_{CAA}$ . For both cases, the falling edge of  $\overline{CAS}$  latches the address and enables the output.

### Data Out Operation

The 51C256H Data Output ( $D_{OUT}$ ), which has three-state capability, is controlled by  $\overline{CAS}$ . During  $\overline{CAS}$  high state ( $\overline{CAS}$  at  $V_{IH}$ ), the output is in the high impedance state. Table 1 summarizes the  $D_{OUT}$  state for various types of cycles.

### Power On

An initial pause of 100  $\mu$ S is required after the application of the  $V_{DD}$  supply, followed by a minimum of eight initialization cycles (any combination of the




Figure 1. Ripplemode™ Access Time Determination

cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -Only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms).

of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . If  $\overline{\text{RAS}} = V_{\text{SS}}$  during power on, the device would go into an active cycle and  $I_{\text{DD}}$  would exhibit large current transients. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $V_{\text{DD}}$  or be held at a valid  $V_{\text{IH}}$  during power on.

The  $V_{\text{DD}}$  current ( $I_{\text{DD}}$ ) requirement of the 51C256H during power on is dependent upon the input levels

Table 1. Intel 51C256H Data Output Operation for Various Types of Cycles

Cycle	Data Out of State
Read Cycle	Data from Addressed Memory Cell
$\overline{\text{CAS}}$ Controlled Write Cycle (Early Write)	High Impedance
$\overline{\text{WE}}$ Controlled Write Cycle (Late Write)	Active, Not Valid
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Read-Write-Read Cycle ( $\overline{\text{CAS}}$ Controlled)	Data from Addressed Memory Cell
Read-Write-Read Cycle ( $\overline{\text{WE}}$ Controlled)	Data from Addressed Memory Cell and Active, Not Valid
$\overline{\text{RAS}}$ -Only Refresh Cycle	High Impedance
$\overline{\text{CAS}}$ -Only Cycle	High Impedance