



## PIN DESCRIPTION

**OSC<sub>in</sub>, OSC<sub>out</sub>** - These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal (nominally 14.318 MHz). OSC<sub>in</sub> may also serve as input for an externally generated reference signal.

**S0, S1, and S2** - Standard frequency select inputs. These inputs control the high speed MCLK frequency selection. S0-S2 inputs control the CPU clock frequencies. All these inputs have internal pull-ups.

Table 1 shows the output frequency selection conditions.

**MCLK** - Master clock output. Programmable output frequencies can be selected using S0-S2 inputs shown in Table 1.

**DOZE#** - DOZE control pin. When DOZE# is high, the clock chip operates in the standard mode. When this pin goes low, output frequencies are switched to the pre-programmed DOZE frequencies. Switching to DOZE frequencies occur smoothly to allow tracking by 486 CPU internal PLL. This pin has an internal pull-up.

**REF14** - 14.31818 MHz output. Buffered output of on-chip reference oscillator or externally provided reference.

**ST** - Doze frequency select input. This pin set the Doze frequency for MCLK outputs when DOZE# goes low. This input has internal pull-ups. Four Doze frequencies can be programmed.

**LF1** - This is the phase detector output for the clock generator. It is single-ended, tri-state output for use as loop error signal. A 0.1uF capacitor to ground should be connected from this pin to form the loop filter.

**VSS** - Circuit ground.

**VDD** - Positive power supply.


**AVSS** - Analog circuit ground.

**AVDD** - Analog positive power supply.

**SC466 FREQUENCY TABLE**

INPUTS			MCLK OUTPUT (MHz)		
S2	S1	S0	DOZE# = 1	DOZE# = 0	
				ST = 1	ST = 0
0	0	0	66.6	33.3	16
0	0	1	80	16	8
0	1	0	60	33.3	16
0	1	1	30	8	4
1	0	0	33.3	8	4
1	0	1	40	8	4
1	1	0	50	8	16
1	1	1	25	8	8

BLOCK DIAGRAM



IMI SC466 BLOCK DIAGRAM

## MAXIMUM RATINGS

Voltage Relative to VSS :	-0.3V to 7V
Voltage Relative to VDD :	0.3V
Storage Temperature :	-65°C to +150°C
Ambient Temperature:	-55°C to +125°C
Recommended Operating Range:	4V - 7V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range:

$$V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units	Conditions
Input Low Voltage	$V_{IL}$	-	-	0.8	Vdc	S0-S2 Inputs
Input High Voltage	$V_{IH}$	2.0	-	-	Vdc	S0-S2 Inputs
Input Low Current With Pull-up or Pull-down	$I_{IL}$	-	-	5	$\mu A$	S0-S2 Inputs
				$\pm 50$		
Input High Current With Pull-up or Pull-down	$I_{IH}$	-	-	5	$\mu A$	S0-S2 Inputs
				$\pm 50$		
Output Low Voltage $I_{OL} = 12mA$	$V_{OL}$	-	-	0.4	Vdc	All Other Outputs
Output High Voltage $I_{OH} = 12mA$	$V_{OH}$	2.4	-	-	Vdc	All Other Outputs
Tri-State Leakage Current	$I_{OZ}$	-	-	10	$\mu A$	LF1, LF2 and LF3
Dynamic Supply Current	$I_{CC}$	-	-	35	mA	VDD @ 5V, MCLK2 = 50 MHz
Short Circuit Current	$I_{SC}$	25	-	-	mA	

VDD = 5V  $\pm 10\%$ , TA = 0°C to +70°C

## SWITCHING CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units	Conditions
Output Rise (0.8V - 2.0V) and Fall (2.0V-0.8V) Time All Outputs	tTLH, tTHL	-	-	2	ns	30 pf Load
Duty Cycle MCLK and REF14		-	50/50	45/55	%	
Jitter One Sigma MCLK and REF14	tj1s	-	-	± 2	%	As Compared with Clock Period
Jitter Absolute MCLK and REF14	tjab	-	-	± 5	%	As Compared with Clock Period
Input Rise/Fall Time S0-S3		-	-	2	us	


VDD = 5V ±10%, TA = 0°C to 70°C

## OSCILLATOR CHARACTERISTICS


Characteristic	Symbol	Min	Typ	Max	Units	Conditions
Transconductance	gm	20	330		millimhos	@ 14.3 MHz
Output Impedance	Zo	-	200	800	ohms	@ 14.3 MHz
Input Capacitance	Ci	8	13	18	pf	
Output Capacitance	Co	3	6	9	pf	
DC Bias Voltage	Vb	1.5	VDD/2	3.5	Volt	
Start-up Time	ts	-	-	10	ms	@ 14.3 MHz
Input Rise Time OSCIN	ICLKr	-	-	2	us	
Input Fall Time OSCIN	ICLKf	-	-	2	us	

VDD = 5V ±10%, TA = 0°C to 70°C

## TIMING DIAGRAMS




- t : Current cycle time
- t1: time to first positive edge after address change
- t2: Output high time.  $t2 = 4t$
- t3: Lock time. 2.0ms max






## CONNECTION DIAGRAM FOR PLASTIC DIP PACKAGE



## PACKAGE DRAWING AND DIMENSIONS



14 PIN SKINNY PLASTIC DIP DIMENSIONS

SYMBOL	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.145	-	0.155	3.68	-	3.93
A1	0.020	-	-	0.050	-	-
B	0.016	0.018	0.020	.040	.045	.050
B1	0.058	0.060	0.062	1.47	1.52	1.57
B2	0.046	0.049	0.052	1.17	1.24	1.32
C	0.008	0.010	0.012	0.20	0.25	0.30
D	0.748	0.750	0.752	19.0	19.05	19.10
E	0.298	-	0.302	7.57	-	7.67
E1	0.248	0.250	0.252	6.30	6.35	6.40
E2	0.335	0.345	0.355	8.51	8.76	9.01
e1	0.100 BSC			2.54 BSC		
L	0.128	0.130	0.132	3.25	3.30	3.35
a	0°	7°	15°	0°	7°	15°
Q1	0.059	0.060	0.061	1.50	1.53	1.55
Q2	0.128	0.130	0.132	3.25	3.30	3.35
S	0.073	0.075	0.077	1.85	1.90	1.95



## ORDERING INFORMATION

Part Number	Package Type	Production Flow
IMISC466xPB	Plastic Dip	Commercial, 0°C to +70°C

**Note:** The "x" following the IMI Device Number denotes the device revision. The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

**Marking:** Example: IMI  
SC466xPB  
Date Code, Lot #

