REVISION HISTORY

Schematics Index:



Revision History	Description	Date	Drawn	Checked	Changelist
CHIP Pro	version 0.1	2016-08-05			
CHIP Pro	version 0.9	2016-11-11			
CHIP Pro	version 0.9a	2017-03-01			fix sheet 1 pinout dwg
CHIP Pro	version 1.0	2017-03-31			FCC/CE/IC Certification

NEXT/THING
COMPANY

Oakland, California
docs.nextthing.co

Design Name: **C.H.I.P. Pro**

Size: A3 | Page Name: **REVISION HISTORY** | Rev: v1.0

Date: Friday, March 31, 2017 | Sheet 1 of 9

BLOCK



TP list	Function
TP 0	FEL
TP 1	USB0-ID
TP 2	USB0-D+
TP 3	USB0-D-
TP 4	TWI0-SDA
TP 5	TWI0-SCK
TP 6	DC3-SET

NEXT/THING
COMPANY

Oakland, California
docs.nextthing.co

Design Name: **C.H.I.P. Pro**

Size: A3 | Page Name: **BLOCK** | Rev: v1.0

Date: Friday, March 31, 2017 | Sheet 2 of 9

CPU



NAND
9 ND[7:0] ND[7:0]
9 NWE-N NWE-N
9 NALE NALE
9 NCLE NCLE
9 NCE1-N NCE1-N
9 NCE0-N NCE0-N
9 NRE-N NRE-N
9 NRB0-N NRB0-N
9 NRB1-N NRB1-N
9 NDQS NDQS

SYS
8 OSC24MI OSC24MI
8 OSC24MO OSC24MO
5 FEL FEL
4 NMI-N NMI
4,8 RESET-N RESET

USB
7 DM0 DM0
7 DP0 DP0
7 DM1 DM1
7 DP1 DP1
7 USB0-IDDET PG2
4 USB0-DRV PB11

CSI
5 CSI-PCLK PE0
5 CSI-MCLK PE1
5 CSI-HSYNC PE2
5 CSI-VSYNC PE3
5 CSI-D0 PE4
5 CSI-D1 PE5
5 CSI-D2 PE6
5 CSI-D3 PE7
5 CSI-D4 PE8
5 CSI-D5 PE9
5 CSI-D6 PE10
5 CSI-D7 PE11

AUDIO
5 VMIC VMIC
5 MICIN1 MICIN1
5 MICIN2 MICIN2
5 HPL HPL
5 HPR HPR
5 HPCOM HPCOM
5 HPCOMFB HPCOMFB
8 VRA1 VRA1
8 VRA2 VRA2
8 VRP VRP
8 HPBP HPBP
HPVCC HPVCC
AVCC AVCC
5,8 AGND AGND

I2S
5 I2S-MCLK PB5
5 I2S-BCLK PB6
5 I2S-LRCK PB7
5 I2S-DO PB8
5 I2S-DI PB9

UART2
5 UART2-TX PD2
5 UART2-RX PD3
5 UART2-CTX PD4
5 UART2-RTX PD5

WIFI/BT
6 WL-SDIO-D1 PF0
6 WL-SDIO-D0 PF1
6 WL-SDIO-CLK PF2
6 WL-SDIO-CMD PF3
6 WL-SDIO-D3 PF4
6 WL-SDIO-D2 PF5
6 AP-UART-TX PG9
6 AP-UART-RX PG10
6 AP-UART-CTS PG11
6 AP-UART-RTS PG12
6 BT-RST-N PB4
6 BT-WAKE-AP PG0
6 WL-WAKE-AP PB3
6 WL-PMU-EN PB10
6 ANT-SELET PB17

PWM
5 PWM0 PB2
5 PWM1 PG13

LRADC
5,8 LRADC0 LRADC0

TWI
4,8 TWI0-SCK PB0
4,8 TWI0-SDA PB1
5,8 TWI1-SCK PB15
5,8 TWI1-SDA PB16

UART1
5 UART1-TX PG3
5 UART1-RX UART1-RX



DRAM-VCC DRAM-VCC
CPUVDD CPU-VDD
COREVDD CORE-VDD
UVCC UVCC
VCC-3V3 VCC
GND

NEXT/THING COMPANY

Oakland, California
docs.nextthing.co

Design Name: **C.H.I.P. Pro**

Size	Page Name	Rev
A3	CPU	v1.0

Date: Friday, March 31, 2017 Sheet 3 of 9

POWER/PMU



IPSOUT TO 3V3



IPSOUT TO 1V6



NEXT/THING COMPANY

Oakland, California
docs.nextthing.co

Design Name: C.H.I.P. Pro		
Size: A3	Page Name: POWER	Rev: v1.0
Date: Friday, March 31, 2017	Sheet 4 of 9	

MISC

















NEXT/THING
COMPANY

Oakland, California
docs.nextthing.co

Design Name	C.H.I.P. Pro	
Size A3	Page Name MISC	Rev v1.0
Date: Friday, March 31, 2017	Sheet 5 of 9	

SDIO WIFI&BT



Design Name	C.H.I.P. Pro
Size	A3
Page Name	SDIO WIFI&BT
Rev	v1.0
Date:	Friday, March 31, 2017
Sheet	6 of 9

NEXT/THING COMPANY

Oakland, California

docs.nextthing.co

USB





NEXT/THING
COMPANY

Oakland, California
docs.nextthing.co

Design Name: C.H.I.P. Pro		
Size: A3	Page Name: USB	Rev: v1.0
Date: Friday, March 31, 2017	Sheet 7 of 9	

BESIDE CPU

DRAM



CORE



CRYSTAL



PIO-INTFACE



AUDIO-TP



USB-CPU



OTHERS



NEXT/THING COMPANY

Oakland, California
docs.nextthing.co

Design Name: C.H.I.P. Pro		
Size: A3	Page Name: BESIDE CPU	Rev: v1.0
Date: Friday, March 31, 2017	Sheet 8 of 9	

NAND







Layout together with QFN20 nand.





NEXT/THING
COMPANY

Oakland, California
docs.nextthing.co

Design Name	C.H.I.P. Pro	
Size A3	Page Name MEMORY	Rev v1.0
Date: Friday, March 31, 2017	Sheet 9 of 9	